97爱爱网,国产对白乱刺激福利视频,日韩精品午夜,91精品国产精品,av五月婷婷,三级黄色大片网站,精品午夜av

職責范圍：1. Physical implementation of advanced technology chips.2. Design methodology development and innovation for advanced technology challenges.3. Be responsible for 22/16/12/10/7/5nm chip implementation for customer’s projects or internal system test chips.4. Be responsible for advanced node PPA benchmark, and solution development.5. EDA tool new features enablement. 6. Customer onsite/offsite supports will be required on demand. 負責先進芯片技術的物理實現。負責先進技術之設計方法的開發與創新。負責16 / 10 / 7/5納米之客戶項目或內部系統測試芯片的實施。負責完善EDA工具及客戶支持。職位要求： 1. MS or above in EE, CS related fields. Experience in APR, physical verification, chip implementation, or CAD development is plus.2. 3 years working experience in chip physical implementation.3. Familiar with Synopsys/Cadence APR tools/flows.4. Familiar with TCL/Perl/Python programming.5. Experience with TSMC advanced technology is plus.6. Proven record in production tape-outs is plus.微電子、計算機科學、電子科學與技術等相關領域知識的碩士含以上人員。具有APR、物理驗證、芯片的實現經驗及CAD開發經驗者優先。熟悉Synopsys/Cadence APR 工具及流程。熟悉 tcl/perl 程序。具有TSMC先進技術經驗的人員優先。具有成功流片經驗優先。 職能類別：集成電路IC設計/應用工程師